Introduction
The dimension of the elements consisting integrated circuits is going down into nano-scale. One essential building block for nanoscale solid state devices is electric potential sequences for controlling electron transport, which can be implemented using energy band discontinuity at heterointerfaces. A CdF 2 /CaF 2 /Si heterostructure is an attractive candidate for applications on Si substrates, such as resonant tunneling diodes (RTDs) [1] and coulomb blockade devices, because of the large conduction band discontinuity (ΔE C~2 .9eV) at the heterointerface [2] and small lattice mismatch with silicon. Due to the large ΔE C , leakage current is expected to be suppressed in low level even at room temperature and moreover, voltage for tunneling transport can be reduced by utilizing multi-quantum-well tunneling scheme such as resonant tunneling or sequential tunneling with appropriate design of quantum-well layer thickness sequences. Up to now, we have demonstrated large peak-to-valley current ratio (PVCR) of CdF 2 /CaF 2 RTDs larger than 10 5 at RT [3, 4] , which confirmed advantage of the large ΔE C heterostructure material systems. And moreover, we have proposed and demonstrated novel scheme of resistance switching diode or resistance random access memory (ReRAM) using Si/CaF 2 /CdF 2 /CaF 2 /Si quantum-well (QW) structure [5] . In principle, low voltage write/erase and long retention time can be expected simultaneously under appropriate design because of the Si/CaF 2 double step energy barrier structures. In this study, we have evaluated retention characteristics as functions of thickness of n-Si barrier layer of the Si/CaF 2 /CdF 2 /CaF 2 /Si QW heterostructures. Figure 1 shows schematic device structure and band diagram (flat band) used in this study. Basic concept of the device is CaF 2 /CdF 2 /CaF 2 double-barrier resonant tunneling diode structure or quantum-well (QW) structure sandwiched by silicon as the secondary energy barriers. CaF 2 layers act as energy barriers mainly for charge injection and ejection between a CdF 2 QW and a reservoir of electrons. Si layers act as energy barriers for suppression of electron escape from the CdF 2 QW. Using this layer configuration, write/erase voltage can be controlled in the range of 1 -3 V by designing the appropriate thickness of CdF 2 quantum-well (2.5 nm-thick CdF 2 QW is one example) based on resonant tunneling scheme. Injected electrons are retained in CdF 2 QW because conduction band minimum of CdF 2 is ~0.6eV lower than that of Si therefore retention time can be controlled by the thickness of n-Si barrier layer. In writing operation, electrons are injected from a metal (Al) layer or n-type Si layer by resonant tunneling or sequential tunneling and a part of the electrons are trapped in CdF 2 QW. Trapped electrons are steeply increased at around peak voltage (V peak ) because electron injection rapidly increases at around V peak . Therefore, resistance switching occurs at around V peak of a CaF 2 /CdF 2 /CaF 2 RTD. Resistance modulation (ON/OFF) ratio of more than 1000 can be expected theoretically due to the difference of tunneling probability between charged states and uncharged states of CdF 2 -QW. And moreover, retention time should be strongly affected by the thickness of n-Si barrier layer.
Structure and operation principle

Fabrication
Si/CaF 2 /CdF 2 /CaF 2 /Si multilayered structures were grown in SiO 2 holes of 1µm-diameter formed on p-type Si(111) 0.1° off substrate. The holes were prepared by using photolithography and wet chemical etching followed by SPM cleaning. Using molecular beam epitaxy (MBE) based technique, a 0.9-nm-thick CaF 2 layer was grown at 650°C after protected oxide was removed by Si flux at 750°C. Subsequently, a 2.5-nm-thick CdF 2 quantum-well layer, 0.9-nm-thick CaF 2 layer were grown at 80°C and n-type Si layer with thickness (W) of 0nm and 10nm were grown with As flux using valved cracking cell. After unloaded from the UHV chamber, Al/Au electrodes of 100 µm square were formed by lift-off.
Results and discussions
In the measurement of I-V curve shown in Fig. 2 , bipolar resistance switching cycle has been clearly observed at room temperature, where switching voltage (low resistance state to high resistance state) was 1.0 V ("write" voltage) and ON/OFF current ratio was around 30. Voltage for discharge or "erase" operation was found to be -1.7 V. Figure  3 shows retention characteristics of the devices. Retention time was defined as a time for increase of current in high-resistance-state up to 1/10 of low-resistance-state at bias voltage of 0.3V for reading operation. For the sample with W=0nm and 10nm, retention time was found to be 28 and 138 hours, respectively, as shown in Fig.3 . Retention time has clearly increased as the thickness of a n-Si layer, which strongly indicates that Si layer acts as an energy barrier for electrons trapped in CdF 2 -QW. Solid squares in Fig.3 shows current under bias condition nearly flat band of CaF 2 /CdF 2 /CaF 2 quantum-well structure. It was found that retention time has been significantly increased under flat band bias condition, which implies that built-in potential was a key factor to determine retention time or life time for breakdown of a CaF 2 /CdF 2 /CaF 2 tunneling structure.
Conclusion
We have investigated retention characteristics of resistance switching diode using Si/CaF 2 /CdF 2 /CaF 2 /Si heterostructures. It has been shown that retention time was increased by increase of thickness of a Si barrier layer.
Device concept proposed in this study is one possible candidate for new volatile memories or logic elements for future LSI technologies toward ultimate scaling in nanometer scale. 
